

FORM PTO-1449 (MODIFIED)	U.S. Department of Commerce Patent and Trademark Office	ATTY. DOCKET NO. 3175-Z	SERIAL NO. 10/086,214
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)		APPLICANT Laung-Terng Wang et al	
		FILING DATE February 27, 2002	GROUP 2184

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	5,488,688	01/1996	Gonzales et al	714	34	
	5,491,793	02/1996	Somasundaram et al	714	45	
	5,544,311	08/1996	Harenberg et al	714	40	
	5,724,505	03/1998	Argade et al	714	45	
	5,828,824	10/1998	Swoboda	714	25	RECEIVED
	5,828,825	10/1998	Eskandari et al	714	27	JUN 18 2002
	5,881,067	03/1999	Narayanan et al	714	726	Technology Center 2100
	6,249,893	06/2001	Rajsuman et al	714	74	
	6,308,290	10/2001	Forlenza et al	714	724	

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	J. Ghosh-Dastidar et al, "A Rapid and Scalable Diagnosis Scheme for BIST Environments with a Large Number of Scan Chains," Proc., <i>IEEE VLSI Test Symposium</i> , pp. 79-85, 2000. /COPY ENCLOSED/
	M. Abromovici et al, <i>Digital Systems Testing and Testable Design</i> , Computer Science Press, New York, 1990 /COPY UNAVAILABLE/
	M. Crouch, <i>Design-for-Test for Digital IC's and Embedded Core Systems</i> , Prentice Hall PTR, New Jersey, 2000 /COPY UNAVAILABLE/
	Nadeau-Dostie, <i>Design for At-Speed Test, Diagnosis and Measurement</i> , Kluwer Academic Press, Norwell, MA, 2000 /COPY UNAVAILABLE/
	IEEE, <i>IEEE Standard Test Access port and Boundary-Scan Architecture: IEEE Std 1149.1-1990 (Includes IEEE Std 1149.1a-1993)</i> , IEEE Computer Society, New York, Oct. 21, 1993 /COPY UNAVAILABLE/

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.